


FIG. 1



FAST Browser - [13: (146) 12 and enabl... | US 5483050 | Tag: S | Doc: 113/145 | "Full" 1/14 (Total images 14)]

File Edit View Tools Window Help

Anal 12

Fukusawa (45) Date of Patent Jan. 9, 1996

[54] MAGNETIC MEDIUM PROCESSING APPARATUS

[75] Inventor: Kazuo Fukusawa, Yokohama, Japan

[73] Assignor: Kabushiki Kaisha Toshiba, Kawasaki, Japan

[21] Appl. No.: 306,958

[22] Filed: Sep. 16, 1994

[30] Foreign Application Priority Data

[51] Int. Cl.⁶: G06K 7/08

[52] U.S. Cl.: 235/449; 235/384; 235/475

[58] Field of Search: 235/384, 449, 235/475

[56] References Cited

U.S. PATENT DOCUMENTS

2,646,323 2/1972 Young et al. 235/475 X

1,851,188 8/1974 Zepeda et al. 235/475 X

4,387,020 9/1981 Applebeck 235/475

FOREIGN PATENT DOCUMENTS

426,485 9/1972 Japan

Primary Examiner—John Sheppard

Assistant Examiner—Michael G. Lee

Attorney Agent, or Firm—Cushman, Darby & Cushman


[37] ABSTRACT

A magnetic medium processing apparatus includes a magnetic reading head for reading magnetic data recorded in a ticket, a peak value detector for detecting peak values of a signal output from the reading head, and a display for displaying the digital peak values detected by the peak value detector. Monitoring the sum of reading by the reading head prevents unstable reading of magnetic data irrespective of whether the reading head is worn out.

13 Claims, 7 Drawing Sheets

```
graph TD
    40[40] --- 44[44]
    40 --- AMP[AMP]
    40 --- A1D[8]
    AMP --- A2D[8]
    A1D --- SUBCPU[SUB CPU]
    A2D --- SUBCPU
    SUBCPU --- 30[30]
    subgraph 250
        40
        44
        AMP
        A1D
        A2D
        SUBCPU
    end
```

250



EAST Browser - L13: (146) 12 and enabl... US 6724334 Tag: S Doc: 75/146 "Full" 7/13 (Total images: 13)				
L13: (146) 12 and enabl... US 6724334 B2 Tag: S Doc: 75/146				
	Document ID	Kind Codes	Source	Issue Date
45	US 20030090736		US-PGPU	20030515
46	US 20030090734		US-PGPU	20030515
47	US 20030090477		US-PGPU	20030515
48	US 20030090476		US-PGPU	20030515
49	US 20030090475		US-PGPU	20030515
50	US 20030090463		US-PGPU	20030515
51	US 20030090459		US-PGPU	20030515
52	US 20030085869		US-PGPU	20030508
53	US 20030080948		US-PGPU	20030501
54	US 20030043133		US-PGPU	20030306
55	US 20030035463		US-PGPU	20030220
56	US 20030008680		US-PGPU	20030109
57	US 20020137505		US-PGPU	20020926
58	US 20020136972		US-PGPU	20020926
59	US 20020107803		US-PGPU	20020808
60	US 20020096084		US-PGPU	20020725
61	US 20020095733		US-PGPU	20020725
62	US 20020088064		US-PGPU	20020711
63	US 20020080396		US-PGPU	20020627
64	US 20020075163		US-PGPU	20020620
65	US 20020059679		US-PGPU	20020523
66	US 20020032042		US-PGPU	20020314
67	US 20020031032		US-PGPU	20020314
68	US 20020025832		US-PGPU	20020228
69	US 20020023960		US-PGPU	20020228
70	US 20010045465		US-PGPU	20011129
71	US 20010033734		US-PGPU	20011025
72	US 20010014165		US-PGPU	20010816
73	US 20010001598		US-PGPU	20010524
74	US 6737591 B1		USPAT	20040518
75	US 6724334 B2		USPAT	20040420

Details

Text

Image

HTML

L13: (146) 12 and enabl... US 6724334 Tag: S Doc: 75/146 "Full" 7/13 (Total images: 13)				
<div><div>DIGITAL TO ANALOG CONVERTER ARRAY</div><div>FIELD OF THE INVENTION</div><p>The present invention is related to the field of digital to analog converters, in one embodiment, for optical computing.</p><div>BACKGROUND OF THE INVENTION</div><p>Optical computing offers advantages over electronic computing for many applications. PCT publications WO 00/7104 and WO 00/72107 describe an optical analog computer which calculates general linear transforms using massively parallel processing. Applications include image compression, image enhancement, pattern recognition, digital identification, signal compression, optical interconnects and crossbar systems, morphologic operations, logical operations, image and signal transformations and modeling neural networks. While it may sometimes be possible, for example in image compression, to use input data that is initially in analog optical form, for many applications the input data is initially stored electronically in digital form, and must be converted into analog optical form before feeding it into the optical computer. To take advantage of the high computation speed of a massively parallel optical computer, there is a need for a system which rapidly converts a large amount of digital data into analog form.</p><p>Digital to analog converters (DAC) and analog to digital converters (ADC) are well known. An array of values can be converted from digital to analog form, or from analog to digital form, either in series, feeding each value into a single converter, or in parallel, simultaneously feeding all the values into the array into separate converters. For a very large array, serial conversion can be very slow, and parallel conversion can be very expensive since it requires a large number of converters.</p><p>Kleinholder et al., "A 10 kframes/s 0.18 μm CMOS Digital Pixel Sensor with Pixel-Level Memory," 2001 IEEE International Solid-State Circuits Conference, Feb. 5-7, 2001, Session 6.1, CMOS Image Sensors with Embedded Processors, pages 68, 69 and 435, describes a system for parallel analog to digital conversion for a large array of pixels, in which the circuitry needed for each pixel is simpler and less expensive than a complete stand-alone analog to digital converter. A digital ramp signal, consisting of a sequence of 8-bit numbers in sequential order, is generated centrally, together with an analog ramp signal equivalent to the digital ramp signal, i.e. a triangle wave. Both signals are fed to all the pixels. Each pixel has a comparator circuit which compares the analog ramp signal to the value of the analog input for that pixel. When the ramp signal first exceeds the value of the analog input, the comparator circuit activates a digital latching circuit, which latches the current value of the digital ramp signal into the digital memory of that pixel. This digital memory serves as the digital output for the analog to digital conversion.</p><p>Albin et al., U.S. Pat. No. 6,330,565, describes a system for digital to analog conversion of a large array of pixels for driving an electro-optic display device, in which all the pixels in one row of the array are converted in parallel, followed by the next row, and continuing until the entire array is converted, then beginning a new frame. A global ramp generator generates an analog ramp signal going from zero to a maximum voltage, which is applied to capacitors associated with all the pixels in the row being processed at that time. An active p-digital converter produces a corresponding global digital ramp signal. For each column in the array, there is a digital comparator which compares the digital ramp signal to an incoming digital video signal for the pixel at the intersection of that column and the row being processed. When the digital ramp signal matches the digital input signal for that column, a sample and hold circuit opens, and isolates the analog ramp signal from the capacitor associated with that pixel, and the voltage on that pixel then remains fixed, decaying slowly until the next frame is processed. In the next ramp cycle, the analog ramp signal is applied to the capacitors associated with the pixels in the next row, and so on. Several ramp cycles before a given row is processed, the analog ramp signal is temporarily connected to the capacitors of that row at a time when the analog ramp is close to zero, resetting those pixels to zero. This prevents large artifacts that would occur due to the residual state of the electro-optic material from previous frames.</p><div>SUMMARY OF THE INVENTION</div><p>An aspect of some embodiments of the invention concerns an array of circuitry for digital to analog conversion in parallel, in which signals for all the pixels of a two-dimensional array of pixels are converted simultaneously, rather than processing only one row of pixels at a time, as in Albin et al. Although this may require more complicated circuitry than Albin et al., the example possibly including a separate digital comparator for each pixel rather than only one per column, it is possible to display a frame much more quickly than in the system disclosed by Albin et al. and the circuitry is still simpler and less expensive than a prior art array of circuitry with a stand alone digital to analog converter for each pixel. For the video display application of Albin et al., there would be no advantage to converting all of the pixels of a frame into analog form in parallel, since it is never necessary to display more than a few rows of frames per second, and converting all of the pixels in a frame in parallel would require more expensive hardware than only converting all of the pixels in a row in parallel. Even if only one row in the image is updated at a time, at tens of frames per second, it will appear to the human eye as if the entire image is changing continuously. For optical computing, however, it may be useful to convert thousands of frames per second from digital to analog form, for example to avoid having the processor remain idle for a large fraction of the time while the pixels are updated. Thus, for optical computing the cost of the additional hardware may be justified.</p><p>The circuitry in accordance with some embodiments of the invention accomplishes the reverse of the task accomplished by the analog to digital conversion array described by Kleinholder et al. In an exemplary embodiment of the invention, there are a digital ramp signal and an equivalent analog ramp signal, which are optimally generated centrally, and are accessible to some or all of the elements of the array. In some embodiments of the invention, each element of the array comprises a digital comparator, which compares the digital ramp signal to the input value held in a digital memory associated with the element. When the two values are equal, the comparator produces an enabling signal which activates a sampling and holding circuit associated with that element. The sampling and holding circuit samples the value of the analog ramp signal at that time, and sets the value of an analog output for that element to the value of the analog ramp signal. The analog output is held at this value until the next time the comparator sends the enabling signal to the sampling and holding circuit. The sampling and holding circuit can be quite simple, optionally comprising only a transistor and a capacitor.</p></div>				

Details

Text

Image

HTML

Full

Document ID	Kind Codes	Source	Issue Date	P
66	US 20020032042	US-PGPU	20020314	45
67	US 20020031032	US-PGPU	20020314	17
68	US 20020025832	US-PGPU	20020228	41
69	US 20020023960	US-PGPU	20020228	91
70	US 20010045465	US-PGPU	20011129	69
71	US 20010033734	US-PGPU	20011025	70
72	US 20010014165	US-PGPU	20010816	57
73	US 20010001598	US-PGPU	20010524	71
74	US 6737591 B1	USPAT	20040518	10
75	US 6724334 B2	USPAT	20040420	13
76	US 6718061 B2	USPAT	20040406	78
77	US 6714977 B1	USPAT	20040330	26
78	US 6714678 B2	USPAT	20040330	78
79	US 6681045 B1	USPAT	20040120	79
80	US 6679628 B2	USPAT	20040120	14
81	US 6678499 B1	USPAT	20040113	69
82	US 6627870 B1	USPAT	20030930	27
83	US 6604684 B1	USPAT	20030812	71
84	US 6493878 B1	USPAT	20021210	10
85	US 6424585 B1	USPAT	20020723	16
86	US 6411543 B1	USPAT	20020625	67
87	US 6377825 B1	USPAT	20020423	29
88	US 6336235 B1	USPAT	20020108	91
89	US 6299067 B1	USPAT	20011009	68
90	US 6233545 B1	USPAT	20010515	53
91	US 6201728 B1	USPAT	20010313	68
92	US 6182898 B1	USPAT	20010206	67
93	US 6163903 A	USPAT	20001226	98
94	US 6089453 A	USPAT	20000718	19
95	US 6072742 A	USPAT	20000606	16
96	US 6055500 A	USPAT	20000425	20

